Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming techniques including an all string verify mode for single-level cells of a memory device

Programming techniques including an all string verify mode for single-level cells of a memory device

US Patent 11302409 · Granted Apr 12, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programming techniques to improve erase state upper tails in a memory device2025
Program refresh with gate-induced drain leakage2025
Dual-way sensing scheme for better neighboring word-line interference2025
Open block read ICC reduction2025
Corrective reads with improved recovery from data retention loss2025
Dynamic 1-tier scan for high performance 3D NAND2025
Dynamic 1-tier scan for high performance 3D NAND2025
High performance verify techniques in a memory device2025
Non-volatile memory with erase depth detection and adaptive adjustment to progra2025
Adaptive pre-read management in multi-pass programming2025
Write-once memory encoded data2025
Apparatus and method for detecting neighbor plane erase failures2025