Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction scheduling during execution in a processor

Instruction scheduling during execution in a processor

US Patent 11256511 · Granted Feb 22, 2022

Estimated economic value: $13,349,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-core invalidation snapshot management2025
Vector test decimal instruction for validity testing2025
Cache governance in a computing environment with multiple processors2025
Padding input data for artificial intelligence accelerators2025
Scheduling a secure code segment on a processor core of a processing unit2025
System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Single function to perform combined matrix multiplication and bias add operation2025
Rounding hexadecimal floating point numbers using binary incrementors2025
Rounding hexadecimal floating point numbers using binary incrementors2025
Rounding hexadecimal floating point numbers using binary incrementors2025
Accelerator trustworthiness2024
Translation support for a virtual cache2024