Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing wafer level low melting temperature interconnections

Method of manufacturing wafer level low melting temperature interconnections

US Patent 11222813 · Granted Jan 11, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure containing a via-to-buried power rail contact structure or a via-to-ba2025
Air gap spacer for metal gates2025
Integrated circuit having vertical routing to bond pads2025
Integrated circuit having vertical routing to bond pads2025
Semiconductor backside transistor integration with backside power delivery netwo2025
Physical unclonable function2025
Indium electroplating on physical vapor deposition tantalum2025
Thin film obscurant for microelectronics2025
Mosaic focal plane array2025
Mosaic focal plane array2025
Nanosheet channel-to-source and drain isolation2024
Iterative formation of damascene interconnects2024