Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical tunneling field effect transistor with dual liner bottom spacer

Vertical tunneling field effect transistor with dual liner bottom spacer

US Patent 11152266 · Granted Oct 19, 2021

Estimated economic value: $2,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked FET with strained channel2025
Nanowire source/drain formation for nanosheet device2025
FinFET gate cut after dummy gate removal2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Buried power rail with robust connection to a wrap around contact2025
Semiconductor structure with wrapped-around backside contact2025
Two-dimensional vertical fins2025
Structure containing a via-to-buried power rail contact structure or a via-to-ba2025
Gain cell memory based physically unclonable function2025
Air gap spacer for metal gates2025
Air gap spacer for metal gates2025
Air gap spacer for metal gates2025