Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Way predictor and enable logic for instruction tightly-coupled memory and instruction cache

Way predictor and enable logic for instruction tightly-coupled memory and instruction cache

US Patent 11048515 · Granted Jun 29, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Macro-op fusion for pipelined architectures2025
Macro-op fusion for pipelined architectures2025
Technologies for prediction-based register renaming2025
Technologies for prediction-based register renaming2025
Efficient processing of masked memory accesses2025
Efficient processing of masked memory accesses2025
Technologies for interconnect address remapper with event recognition and regist2025
Fusion with destructive instructions2025
Fusion with destructive instructions2025
Logging guest physical address for memory access faults2025
Address range encoding in system on a chip with securely partitioned memory spac2025
Memory protection for vector operations2025