Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address range encoding in system on a chip with securely partitioned memory space

Address range encoding in system on a chip with securely partitioned memory space

US Patent 12346268 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Macro-op fusion for pipelined architectures2025
Technologies for prediction-based register renaming2025
Efficient processing of masked memory accesses2025
Technologies for interconnect address remapper with event recognition and regist2025
Fusion with destructive instructions2025
Memory protection for vector operations2025
Memory protection for gather-scatter operations2025
Load-store pipeline selection for vectors2024
Checker cores for fault tolerant processing2024
Macro-op fusion2024
Fetch stage handling of indirect jumps in a processor pipeline2023
Way predictor and enable logic for instruction tightly-coupled memory and instru2023