Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detection of address errors in memory devices using multi-segment error detection codes

Detection of address errors in memory devices using multi-segment error detection codes

US Patent 11023310 · Granted Jun 1, 2021

Estimated economic value: $47,303,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In situ delay measurements on integrated circuits using live data and pulse widt2025
Built-in self-test circuit for row hammering in memory2025
Built-in self-test circuit for row hammering in memory2025
Built-in self-test circuit for row hammering in memory2025
Diagnosing faults in memory periphery circuitry2024
Diagnosing faults in memory periphery circuitry2024
Diagnosing faults in memory periphery circuitry2024
Embedded memory transparent in-system built-in self-test2024
Embedded memory transparent in-system built-in self-test2024
Embedded memory transparent in-system built-in self-test2024
Embedded memory transparent in-system built-in self-test2024
On-chip memory diagnostics2022