Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self-test circuit for row hammering in memory

Built-in self-test circuit for row hammering in memory

US Patent 12266413 · Granted Apr 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In situ delay measurements on integrated circuits using live data and pulse widt2025
Instructions for fused multiply-add operations with variable precision input ope2025
Diagnosing faults in memory periphery circuitry2024
Diagnosing faults in memory periphery circuitry2024
Diagnosing faults in memory periphery circuitry2024
Embedded memory transparent in-system built-in self-test2024
Embedded memory transparent in-system built-in self-test2024
Embedded memory transparent in-system built-in self-test2024
Instructions for fused multiply-add operations with variable precision input ope2024
Digital assistant2023
On-chip memory diagnostics2022
Instructions for fused multiply-add operations with variable precision input ope2022