Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-patterning graph reduction and checking flow method

Multi-patterning graph reduction and checking flow method

US Patent 11017148 · Granted May 25, 2021

Estimated economic value: $13,899,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boundary cell2025
Integrated circuit and method of manufacturing the same2025
Integrated circuit and method of manufacturing the same2025
Integrated circuit and method of manufacturing the same2025
Standard cell and semiconductor device including anchor nodes2025
Standard cell and semiconductor device including anchor nodes2025
Standard cell and semiconductor device including anchor nodes2025
Standard cell and semiconductor device including anchor nodes2025
Integrated circuit device and method2024
Integrated circuit device and method2024
Memory circuit and cache circuit configuration2024
Integrated circuit layout validation using machine learning2024