Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit layout validation using machine learning

Integrated circuit layout validation using machine learning

US Patent 11010529 · Granted May 18, 2021

Estimated economic value: $16,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit layout validation using machine learning2025
Boundary cell2025
Integrated circuit and method of manufacturing the same2025
Integrated circuit and method of manufacturing the same2025
Standard cell and semiconductor device including anchor nodes2025
Standard cell and semiconductor device including anchor nodes2025
Integrated circuit device and method2024
Feed forward echo cancellation device and echo cancellation method2024
Integrated circuit layout validation using machine learning2024
Integrated circuit layout validation using machine learning2024
Integrated circuit layout validation using machine learning2024
Integrated circuit layout validation using machine learning2024