Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor structures including middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack

Semiconductor structures including middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack

US Patent 10937861 · Granted Mar 2, 2021

Estimated economic value: $29,743,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integratead wet clean for bevel treatments2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Top contact on resistive random access memory2025
Process-induced forming of oxide RRAM2025
Antenna assisted ReRAM formation2025
Antenna assisted ReRAM formation2025
Gate-cut and separation techniques for enabling independent gate control of stac2025
Phase change memory programming current leakage reduction2025
Phase change memory programming current leakage reduction2025
Proximity heater to lower RRAM forming voltage2025
Resistive random-access memory structures with stacked transistors2025
Uniform voltage drop in arrays of memory devices2025