Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using loop exit prediction to accelerate or suppress loop mode of a processor

Using loop exit prediction to accelerate or suppress loop mode of a processor

US Patent 10915322 · Granted Feb 9, 2021

Estimated economic value: $253,203,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protection against branch target buffer poisoning by a management layer2025
Hybrid parallelized tagged geometric (TAGE) branch prediction2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Processor-guided execution of offloaded instructions using fixed function operat2024
Merged branch target buffer entries2024
Merged branch target buffer entries2024
Processor-guided execution of offloaded instructions using fixed function operat2024
Protection against branch target buffer poisoning by a management layer2023
Context partitioning of branch prediction structures2023
Retaining cache entries of a processor core during a powered-down state2023
Instruction cache prefetch throttle2023
Instruction cache prefetch throttle2023