Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency synchronization for operation cache and instruction cache fetching and decoding instructions

Low latency synchronization for operation cache and instruction cache fetching and decoding instructions

US Patent 10896044 · Granted Jan 19, 2021

Estimated economic value: $176,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protection against branch target buffer poisoning by a management layer2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Retire queue compression2025
Processor-guided execution of offloaded instructions using fixed function operat2024
Merged branch target buffer entries2024
Processor-guided execution of offloaded instructions using fixed function operat2024
Protection against branch target buffer poisoning by a management layer2023
Context partitioning of branch prediction structures2023
Retaining cache entries of a processor core during a powered-down state2023
Instruction cache prefetch throttle2023