Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nwell and subtrate taps in memory layout

Nwell and subtrate taps in memory layout

US Patent 10872641 · Granted Dec 22, 2020

Estimated economic value: $177,143,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Through silicon via macro with dense layout for placement in an integrated circu2025
Control of dual-voltage memory operation2025
Devices and systems for flying bitline with jumper cell2025
Wrong way read-before write solutions in SRAM2025
Multipurpose wordline underdrive circuits, devices, and systems2025
SRAM power savings and write assist2024
SRAM power savings and write assist2024
Dual read port latch array bitcell2024
Dynamic banking and bit separation in memories2024
Split read port latch array bit cell2024
Weak precharge before write dual-rail SRAM write optimization2024
Rapid tag invalidation circuit2024