Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact wirebonding in stacked-chip system in package, and methods of making same

Compact wirebonding in stacked-chip system in package, and methods of making same

US Patent 10847450 · Granted Nov 24, 2020

Estimated economic value: $25,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Die stack with cascade and vertical connections2024
Systems and methods for improving interactions with artificial intelligence mode2024
Integrated circuit package with glass spacer2024
Dual RDL stacked die package using vertical wire2024
Die over mold stacked semiconductor package2024
Dual head capillary design for vertical wire bond2024
Microelectronic packages having a die stack and a device within the footprint of2023
Electronic device package2023
System in package with interconnected modules2023
System in package with interconnected modules2023
Solderless BGA interconnect2023
Multi-die, vertical-wire package-in-package apparatus, and methods of making sam2023