Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low stress integrated device packages

Low stress integrated device packages

US Patent 10800651 · Granted Oct 13, 2020

Estimated economic value: $80,537,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low stress integrated device package2023
Stress isolation features for stacked dies2019
Integrated device die and package with stress reduction features2017
Pre-molded MEMS device package having conductive column coupled to leadframe and2017
Low stress compact device packages2017
Two-axis vertical mount package assembly2016
Microphone package with embedded ASIC2016
Integrated device die and package with stress reduction features2016
Pre-molded MEMS device package with conductive shell2016
Microphone system with offset apertures2016
Reduced footprint microphone system with spacer member having through-hole2015
Double-sided package2015