Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-processor system with configurable cache sub-domains and cross-die memory coherency

Multi-processor system with configurable cache sub-domains and cross-die memory coherency

US Patent 10795819 · Granted Oct 6, 2020

Estimated economic value: $29,609,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale matrix restructuring and matrix-scalar operations2025
Large-scale matrix restructuring and matrix-scalar operations2025
Large-scale matrix restructuring and matrix-scalar operations2025
Large-scale matrix restructuring and matrix-scalar operations2025
Low overhead error correction code2025
Technologies for chip-to-chip optical data transfer background2025
Pseudo-monolithic data communication system2025
In-network multicast operations2025
In-network multicast operations2025
In-network multicast operations2025
In-network multicast operations2025
Return value storage for atomic functions2025