Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clocking architecture for DVFS with low-frequency DLL locking

Clocking architecture for DVFS with low-frequency DLL locking

US Patent 10784871 · Granted Sep 22, 2020

Estimated economic value: $38,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Server-based generation of a help map in a video game2025
Server-based generation of a help map in a video game2024
Remote networked services for providing contextual game guidance based on a user2023
Server-based generation of a help map in a video game2023
System and method for performing a failure assessment of an integrated circuit2023
System and method for performing a failure assessment of an integrated circuit2023
DLL-based clocking architecture with programmable delay at phase detector inputs2023
DLL-based clocking architecture with programmable delay at phase detector inputs2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Server-based video help in a video game2022
Droop detection and mitigation2022