{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Stacked vertical field-effect transistors with sacrificial layer patterning", "item": "https://www.patentleaderboard.com/patent/10777468"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked vertical field-effect transistors with sacrificial layer patterning

Stacked vertical field-effect transistors with sacrificial layer patterning

US Patent 10777468 · Granted Sep 15, 2020

Estimated economic value: $3,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Enhanced linerless vias2025
Semiconductor structure with backside metallization layers2025
Vertically stacked FET with strained channel2025
Read-only memory for chip security that is MOSFET process compatible2025
Nanowire source/drain formation for nanosheet device2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Buried power rail with robust connection to a wrap around contact2025
Semiconductor structure with wrapped-around backside contact2025
Method and structure of forming sidewall contact for stacked FET2025
TopVia interconnect with enlarged via top2025