Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS devices containing asymmetric contact via structures

CMOS devices containing asymmetric contact via structures

US Patent 10770459 · Granted Sep 8, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage field effect transistors with different sidewall spacer configurati2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Transistor circuits including fringeless transistors and method of making the sa2024
Transistor circuits including fringeless transistors and method of making the sa2024
Transistor circuits including fringeless transistors and method of making the sa2024
Inner wall and substrate processing apparatus2024