Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Concurrent modification of shared cache line by multiple processors

Concurrent modification of shared cache line by multiple processors

US Patent 10769068 · Granted Sep 8, 2020

Estimated economic value: $3,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling speculative actions based on a hit/miss predictor2025
Detecting and mitigating false structure sharing within a cache line2025
Multi-dimensional context based configuration system2025
Move data and set storage key based on key function control2025
Instruction execution scheduling using a hit/miss predictor2025
Logical clock connection in an integrated circuit design2025
Error protection analysis of an integrated circuit2025
Reset dynamic address translation protection instruction2024
Running smaller memory-address width program code in a larger memory-address wid2024
Using a shadow copy of a cache in a cache hierarchy2024
In-memory trace with overlapping processing and logout2024
Reducing cache transfer overhead in a system2024