Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error checking for primary signal transmitted between first and second clock domains

Error checking for primary signal transmitted between first and second clock domains

US Patent 10761561 · Granted Sep 1, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for reduction of recurring cache misses2025
Increased throughput for writes to memory2025
Coherency control2025
Voltage generation and regulation across multiple dies2025
Managing transaction request identifiers and indicators to control or bypass in-2025
Managing transaction request identifiers and indicators to control or bypass in-2025
Shared memory device with hybrid coherency2025
Patrol scrubbing cycle for data storage circuitry2024
Circuitry and method2024
Command processing circuitry maintaining a linked list defining entries for one 2024
Burst read with flexible burst length for on-chip memory2024
Cache replacement control2024