Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Command processing circuitry maintaining a linked list defining entries for one or more command queues and executing synchronization commands at the queue head of the one or more command queues in list order based on completion criteria of the synchronization command at the head of a given command queue

Command processing circuitry maintaining a linked list defining entries for one or more command queues and executing synchronization commands at the queue head of the one or more command queues in list order based on completion criteria of the synchronization command at the head of a given command queue

US Patent 12099456 · Granted Sep 24, 2024

Estimated economic value: $52,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory synchronisation subsequent to a page table walk2025
Managing transaction request identifiers and indicators to control or bypass in-2025
Apparatus and method using plurality of physical address spaces2025
Technique for tracking modification of content of regions of memory2024
Apparatus and methods for setting indicator data to indicate whether a group of 2024
Controlling memory access in a data processing systems with multiple subsystems2024
Cache replacement control2024
Variable nesting control parameter for table structure providing access control 2024
Translation lookaside buffer invalidation2024
Address translation cache with use of page size information to select an invalid2023
Memory management2023
Memory access transaction with security check indication2023