Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same

Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same

US Patent 10748919 · Granted Aug 18, 2020

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Field effect transistor with contact via structures that are laterally spaced by2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Three-dimensional memory device and method of making the same using differential2025
Transistor circuits including fringeless transistors and method of making the sa2024
Transistor circuits including fringeless transistors and method of making the sa2024
Inner wall and substrate processing apparatus2024
Non-volatile memory with reduced word line switch area2024