Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory package and memory device utilizing an intermediate chip

Memory package and memory device utilizing an intermediate chip

US Patent 10651156 · Granted May 12, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data input buffer with a branched DFE reset path2025
Apparatus including reconfigurable interface and methods of manufacturing the sa2025
Semiconductor package with hybrid wire bond and bump bond connections2025
Systems and methods for improved dual-tail latch with load control2025
Current-controlled buffer using analog bias2025
Synchronous input buffer enable for DFE operation2024
Apparatuses, systems, and methods for ZQ calibration2024
Apparatus including reconfigurable interface and methods of manufacturing the sa2024
Hybrid loop unrolled decision feedback equalizer architecture2023
Test input/output speed conversion and related apparatuses and methods2023
Signal delay control and related apparatuses, systems, and methods2023
Methods for improving timing in memory devices, and related devices and systems2023