Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying planarization performance using electrical measures

Verifying planarization performance using electrical measures

US Patent 10642950 · Granted May 5, 2020

Estimated economic value: $3,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buried power rail at tight cell-to-cell space2025
Structure containing a via-to-buried power rail contact structure or a via-to-ba2025
Alternating hardmasks for tight-pitch line formation2025
Bottom contact for stacked GAA FET2025
High aspect ratio contact structure with multiple metal stacks2025
Structure and method to pattern pitch lines2024
Structure and process to tuck fin tips self-aligned to gates2024
Using a same mask for direct print and self-aligned double patterning of nanoshe2024
Buried power rails located in a base layer including first, second, and third et2024
Alternating hardmasks for tight-pitch line formation2023
Transistor structure with N/P boundary buffer2023
Using a same mask for direct print and self-aligned double patterning of nanoshe2022