Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Periodically updating a log likelihood ratio (LLR) table in a flash memory controller

Periodically updating a log likelihood ratio (LLR) table in a flash memory controller

US Patent 10580514 · Granted Mar 3, 2020

Estimated economic value: $10,323,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory read calibration based on memory device-originated metrics characterizing2025
Modification of program voltage level with read or program-verify adjustment for2025
Efficient memory use to support soft information in bit flipping decoders2025
Early stopping of bit-flip low density parity check decoding based on syndrome w2025
Parity protection in non-volatile memory2025
Self-seeded randomizer for data randomization in flash memory2024
Power efficient codeword scrambling in a non-volatile memory device2024
Redundancy metadata schemes for rain protection of large codewords2024
Data storage device2024
Layer interleaving in multi-layered memory2024
Corrective read of a memory device with reduced latency2024
Failure-tolerant error correction layout for memory sub-systems2024