Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layer interleaving in multi-layered memory

Layer interleaving in multi-layered memory

US Patent 11914510 · Granted Feb 27, 2024

Estimated economic value: $14,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive wear leveling for endurance compensation2025
Memory read calibration based on memory device-originated metrics characterizing2025
Modification of program voltage level with read or program-verify adjustment for2025
Efficient memory use to support soft information in bit flipping decoders2025
Early stopping of bit-flip low density parity check decoding based on syndrome w2025
Partial block handling in a non-volatile memory device2025
Parity protection in non-volatile memory2025
Eliminating write disturb for system metadata in a memory sub-system2024
Self-seeded randomizer for data randomization in flash memory2024
Power efficient codeword scrambling in a non-volatile memory device2024
Performing block-level media management operations for block stripes in a memory2024
Adaptive scanning of memory devices with supervised learning2024