Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structures of bottom select transistor for embedding 3D-NAND in BEOL and methods

Structures of bottom select transistor for embedding 3D-NAND in BEOL and methods

US Patent 10572380 · Granted Feb 25, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of reducing program disturbance in memory device and memory device utiliz2025
Liner and barrier layer in dual damascene cu interconnect for enhanced EM and pr2025
Notch shape of trench gate bottom corner for better breakdown voltage of power M2024
Method of performing programming operation and related memory device2024
Super junction power device and method of making the same2024
Super junction power device2024
High voltage semiconductor device comprising a combined junction terminal protec2024
Super junction power device and method of making the same2024
Method to form contacts with multiple depth by enhanced CESL2024
SiGe HBT with graphene extrinsic base and methods2024
Constructs targeting prostate-specific membrane antigen (PSMA) and uses thereof2024
Structure and method of new power MOS and IGBT with built-in multiple VT'S2024