Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming integrated circuits with solutions to interlayer dielectric void formation between gate structures

Methods of forming integrated circuits with solutions to interlayer dielectric void formation between gate structures

US Patent 10566441 · Granted Feb 18, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Air gap with inverted T-shaped lower portion extending through at least one meta2025
Packet sending method, device, and system2025
Reversible thermosensitive early-warning environment-friendly flame-retardant pr2024
Transistor with wrap-around extrinsic base2024
Luminescent composite material and preparation method therefor2024
Fluorescent semiconductor nanocrystal material, preparation and application ther2024
Transistor with wrap-around extrinsic base2023
Transistor with wrap-around extrinsic base2023
Foam beads and method of making the same2023
Contact via structures of semiconductor devices2023
Integrated thin film resistor and memory device2023
Slag discharging method in process of producing ultra-low phosphorus steel and m2023