{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Tag accelerator for low latency DRAM cache", "item": "https://www.patentleaderboard.com/patent/10545875"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tag accelerator for low latency DRAM cache

Tag accelerator for low latency DRAM cache

US Patent 10545875 · Granted Jan 28, 2020

Estimated economic value: $76,091,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient rank switching in multi-rank memory controller2025
Systems and methods for facilitating dual ownership of cache regions2025
Dynamically altering tracking granularity in a region-based cache directory2025
Dynamic memory reconfiguration2025
Shadow tag management for accelerator partitions2025
Shadow tag management for accelerator partitions2025
Adaptive system probe action to minimize input/output dirty data transfers2025
Dynamically controlled cache rinsing2025
Dynamically controlled cache rinsing2025
Coherent block read fulfillment2025
Coherent block read fulfillment2025
Systems and methods for sharing memory across clusters of directly connected nod2025