Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High voltage CMOS with co-planar upper gate surfaces for embedded non-volatile memory

High voltage CMOS with co-planar upper gate surfaces for embedded non-volatile memory

US Patent 10535675 · Granted Jan 14, 2020

Estimated economic value: $2,940,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method for forming the same2025
Testing structure for an integrated chip having a high-voltage device2025
Techniques for heat dispersion in 3D integrated circuit2025
Embedded flash memory device with floating gate embedded in a substrate2025
Planarization-less phase change material switch2025
Embedded memory device with reduced plasma-induced damage and methods of forming2025
Energy harvest and storage device for semiconductor chips and methods for formin2025
Etch stop layer for memory device formation2025
External magnetic field detection for MRAM device2025
Memory device with one-time programmable memory unit and method for fabricating 2025
Method for MRAM top electrode connection2025
Polysilicon design for replacement gate technology2025