Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Block operations for an image processor having a two-dimensional execution lane array and a two-dimensional shift register

Block operations for an image processor having a two-dimensional execution lane array and a two-dimensional shift register

US Patent 10531030 · Granted Jan 7, 2020

Estimated economic value: $46,417,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock signal distribution using photonic fabric2025
Graphics processor with non-blocking concurrent architecture2025
Multistage collector for outputs in multiprocessor systems2025
Convolutional neural network on programmable two dimensional image processor2024
Convolutional neural network on programmable two dimensional image processor2024
Convolutional neural network on programmable two dimensional image processor2024
Convolutional neural network on programmable two dimensional image processor2024
Convolutional neural network on programmable two dimensional image processor2024
Convolutional neural network on programmable two dimensional image processor2024
Atomic memory update unit and methods2024
Synchronized data chaining using on-chip cache2023
Methods and apparatus for providing redundant networking capabilities for teleop2023