Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock screening with programmable counter-based clock interface and time-to-digital converter with high resolution and wide range operation

Clock screening with programmable counter-based clock interface and time-to-digital converter with high resolution and wide range operation

US Patent 10520901 · Granted Dec 31, 2019

Estimated economic value: $20,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data receiver circuit including loop-unrolled phase decision feedback equalizer 2025
Robust circuitry for passive fundamental components2024
Compact digital delay locked loop2024
Wide frequency phase interpolator2024
Robust transistor circuitry2024
High gain low power phase detector and loop filter for phase lock loop (PLL)2024
DDR phy parallel clock paths architecture2024
Power and area efficient digital-to-time converter with improved stability2023
Delay interpolator2023
Digital phase-frequency detector with split control loops for low jitter and fas2022
Method of generating precise and PVT-stable time delay or frequency using CMOS c2021
Delay interpolator2021