Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating precise and PVT-stable time delay or frequency using CMOS circuits

Method of generating precise and PVT-stable time delay or frequency using CMOS circuits

US Patent 11196410 · Granted Dec 7, 2021

Estimated economic value: $35,928,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bath tub drain cover2025
Thermal-hydrological-mechanical-chemical coupling exploitation experimental devi2025
Programmable delay-line circuit with single delay array and real-time calibratio2025
Techniques to mitigate memory die misalignment2025
Enhanced rising and falling transitions for level shifting low-voltage input sig2024
Enhanced rising and falling transitions for level shifting low-voltage input sig2024
Techniques to mitigate memory die misalignment2024
E1 interface setup in NG-RAN2023
Delay line with process-voltage-temperature robustness, linearity, and leakage c2023
Delay line with process-voltage-temperature robustness, linearity, and leakage c2023
Power and area efficient digital-to-time converter with improved stability2023
Digital phase-frequency detector with split control loops for low jitter and fas2022