Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR phy parallel clock paths architecture

DDR phy parallel clock paths architecture

US Patent 11916558 · Granted Feb 27, 2024

Estimated economic value: $8,597,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced chip select signal training2025
Read data capture for a high-speed double data rate interface2025
Read data capture for a high-speed double data rate interface2025
Data receiver circuit including loop-unrolled phase decision feedback equalizer 2025
Neuralecho: a self-attentive recurrent neural network for unified acoustic echo 2025
Clock qualifier enhancement for external double data rate memory interfaces2024
Clock qualifier enhancement for external double data rate memory interfaces2024
Clock qualifier enhancement for external double data rate memory interfaces2024
ADL-UFE: all deep learning unified front-end system2024
Compact digital delay locked loop2024
Compact digital delay locked loop2024
Wide frequency phase interpolator2024