Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer edge partial die engineered for stacked die yield

Wafer edge partial die engineered for stacked die yield

US Patent 10431565 · Granted Oct 1, 2019

Estimated economic value: $44,925,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device for overvoltage protection2025
Integrated circuit (IC) structure protection scheme2024
Integrated circuit (IC) structure protection scheme2024
Integrated circuit (IC) structure protection scheme2024
Single event upset tolerant memory device2024
Interwafer connection structure for coupling wafers in a wafer stack2024
Interwafer connection structure for coupling wafers in a wafer stack2024
Interwafer connection structure for coupling wafers in a wafer stack2024
Runtime measurement of process variations and supply voltage characteristics2023
Stacked silicon package assembly having vertical thermal management2022
Stacked silicon package assembly having thermal management2022
Stacked silicon package assembly having thermal management2022