Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing optimizations in circuit designs using opposite clock edge triggered flip-flops

Timing optimizations in circuit designs using opposite clock edge triggered flip-flops

US Patent 10416232 · Granted Sep 17, 2019

Estimated economic value: $40,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast interference graph construction for a binary tree of interval nodes2025
Micro-network-on-chip and microsector infrastructure2024
Distributed parallel processing routing2024
Balanced partitioning of neural network based on execution latencies2023
Serialization in electronic design automation flows2021
Multiprocessing flow and massively multi-threaded flow for multi-die devices2021
Incremental initialization by parent and child placer processes in processing a 2021
Fixing hold time violations using hold time budgets and slacks of setup times2019
Vectorless dynamic power estimation for sequential circuits2018
Method of placing input/output blocks on an integrated circuit device2012
Signal routing and pin placement2012
Congestion elimination using adaptive cost schedule to route signals within an i2012