Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast interference graph construction for a binary tree of interval nodes

Fast interference graph construction for a binary tree of interval nodes

US Patent 12367021 · Granted Jul 22, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro-network-on-chip and microsector infrastructure2024
Balanced partitioning of neural network based on execution latencies2023
Timing optimizations in circuit designs using opposite clock edge triggered flip2019
Fixing hold time violations using hold time budgets and slacks of setup times2019
Signal routing and pin placement2012
Congestion elimination using adaptive cost schedule to route signals within an i2012
Assignment of select input/output blocks to banks for integrated circuits using 2011
Placement of I/O blocks within I/O banks using an integer linear programming for2011
Recursive partitioning based placement for programmable logic devices using non-2009
Skew-driven routing for networks2009
Assignment of select I/O objects to banks with mixed capacities using integer li2009
Simultaneous assignment of select I/O objects and clock I/O objects to banks usi2008