Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers

Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers

US Patent 10381261 · Granted Aug 13, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High resistivity silicon-on-insulator substrate comprising an isolation region2025
High resistivity silicon-on-insulator substrate comprising an isolation region2025
Radio frequency silicon on insulator structure with superior performance, stabil2024
Radio frequency silicon on insulator wafer platform with superior performance, s2024
High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
High resistivity single crystal silicon ingot and wafer having improved mechanic2023
High resistivity single crystal silicon ingot and wafer having improved mechanic2023
Radio frequency silicon on insulator structure with superior performance, stabil2023
High resistivity SOI wafers and a method of manufacturing thereof2023