Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device with localized carrier lifetime reduction and fabrication method thereof

Semiconductor device with localized carrier lifetime reduction and fabrication method thereof

US Patent 10381259 · Granted Aug 13, 2019

Estimated economic value: $13,200,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Integrated chip including a device with a reduced surface field region2025
FUSI gated device formation2025
Recessed gate for an MV device2025
Method and related apparatus for reducing gate-induced drain leakage in semicond2025
Method of forming a transistor device with a gate structure having a pair of rec2024
Tilting frame2024
Dual gate structures for semiconductor devices2024
Method of preparing PAN-based carbon fibers2024
Method of making triple well isolated diode2024
Flipped gate voltage reference and method of using2024
Breakdown voltage capability of high voltage device2024