Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nanosheet devices with CMOS epitaxy and method of forming

Nanosheet devices with CMOS epitaxy and method of forming

US Patent 10366931 · Granted Jul 30, 2019

Estimated economic value: $35,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Liner-less via contact2025
Semiconductor device having hybrid middle of line contacts2025
TSV and backside power distribution structure2025
Read-only memory for chip security that is MOSFET process compatible2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025