Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Software-defined memory bandwidth reduction by hierarchical stream buffering for general matrix multiplication in a programmable IC

Software-defined memory bandwidth reduction by hierarchical stream buffering for general matrix multiplication in a programmable IC

US Patent 10354733 · Granted Jul 16, 2019

Estimated economic value: $293,557,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware acceleration of machine learning designs2025
Machine learning deployment platform2025
Signaling of state information for a decoded picture buffer and reference pictur2025
Arithmetic-intensity based load cloning2025
Computer-implemented methods for a time synchronized switch across live feeds an2025
Encoder-side search ranges having horizontal bias or vertical bias2025
Seamless insertion of modified media content2025
Management of SCTE and contents in ad breaks for compatibility2025
Performing hardware operator fusion2025
Custom data indicating nominal range of samples of media content2025
Generating boundary points for media content2025
Instruction set architecture for data processing array control2025