Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for reducing delay on integrated circuits by identifying candidate placement locations in a leveled graph

Methods for reducing delay on integrated circuits by identifying candidate placement locations in a leveled graph

US Patent 10318686 · Granted Jun 11, 2019

Estimated economic value: $16,707,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Workload-dependent integrated circuit operation based on power headroom2025
Selectively using sensors for contextual data2025
Dynamic loadlines for programmable fabric devices2025
Controlled transition between configuration mode and user mode to reduce current2025
Systems and methods for circuit design dependent programmable maximum junction t2025
Multimodal assistant understanding using on-screen and device context2025
Systems and methods to reduce voltage guardband2025
Circuits and methods for accessing signals in integrated circuits2025
Switch based on load current2025
Power management using voltage islands on programmable logic devices2025
Supply voltage control systems and methods for integrated circuits2025
Dynamically scalable timing and power models for programmable logic devices2025