Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for memory control having address integrity protection for error-protected data words of memory transactions

System and method for memory control having address integrity protection for error-protected data words of memory transactions

US Patent 10303543 · Granted May 28, 2019

Estimated economic value: $25,795,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for memory management2023
System and method for memory management2023
Variable channel multi-controller memory system2021
Caching error checking data for memory having inline storage configurations2020
System and method for memory control having selectively distributed power-on pro2020
Multi-channel memory interface2020
Memory command interleaving2020
Address failure detection for memory devices having inline storage configuration2020
Programmable, area-optimized bank group rotation system for memory devices2020
System and method for adaptively optimized refresh of memory2019
Apparatus and method for a coherent, efficient, and configurable cyclic redundan2019
System and method for memory control having adaptively split addressing of error2019