Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for memory control having adaptively split addressing of error-protected data words in memory transactions for inline storage configurations

System and method for memory control having adaptively split addressing of error-protected data words in memory transactions for inline storage configurations

US Patent 10275306 · Granted Apr 30, 2019

Estimated economic value: $36,471,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for memory management2023
System and method for memory management2023
System and method for memory management2023
Variable channel multi-controller memory system2021
Variable channel multi-controller memory system2021
Caching error checking data for memory having inline storage configurations2020
Caching error checking data for memory having inline storage configurations2020
Caching error checking data for memory having inline storage configurations2020
System and method for memory control having selectively distributed power-on pro2020
System and method for memory control having selectively distributed power-on pro2020
Multi-channel memory interface2020
Memory command interleaving2020