Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for a coherent, efficient, and configurable cyclic redundancy check retry implementation for synchronous dynamic random access memory

Apparatus and method for a coherent, efficient, and configurable cyclic redundancy check retry implementation for synchronous dynamic random access memory

US Patent 10282250 · Granted May 7, 2019

Estimated economic value: $17,675,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multistranded conductors adapted to dynamic in vivo environments2025
System and method for poison information propagation in a storage device2024
System and method for memory management2023
System and method for memory management2023
Variable channel multi-controller memory system2021
Variable channel multi-controller memory system2021
Caching error checking data for memory having inline storage configurations2020
System and method for memory control having selectively distributed power-on pro2020
Multi-channel memory interface2020
Multi-channel memory interface2020
Memory command interleaving2020
Memory command interleaving2020