Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced power implementation of computer instructions

Reduced power implementation of computer instructions

US Patent 10297001 · Granted May 21, 2019

Estimated economic value: $20,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Native support for execution of get exponent, get mantisssa, and scale instructi2025
Immediate offset of load store and atomic instructions2025
Dynamic tile sequencing in graphic processing2025
Sharing register file usage between fused processing resources2025
Sharing register file usage between fused processing resources2025
Sharing register file usage between fused processing resources2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Register file for systolic array2025
High performance constant cache and constant access mechanisms2025
Sparse optimizations for a matrix accelerator architecture2025
Tile sequencing mechanism2025