Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit design transformation for automatic latency reduction

Circuit design transformation for automatic latency reduction

US Patent 10289786 · Granted May 14, 2019

Estimated economic value: $19,001,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software defined neural network layer pipelining2024
Static block scheduling in massively parallel software defined hardware systems2024
Circuit architecture for determining threshold ranges and values of a dataset2023
Machine learning runtime library for neural network acceleration2023
Multi-layer neural network processing by a neural network accelerator using host2023
Neural network processing system having host controlled kernel acclerators2023
Time-multiplexed implementation of hardware accelerated functions in a programma2022
Implementing a hardware description language memory using heterogeneous memory p2022
Implementing a hardware description language memory using heterogeneous memory p2022
Host-directed multi-layer neural network processing via per-layer work requests2022
Implementing an asymmetric memory with random port ratios using dedicated memory2022
Image preprocessing for generalized image processing2022