Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming vertical field effect transistors with self-aligned gates and gate extensions and the resulting structure

Method of forming vertical field effect transistors with self-aligned gates and gate extensions and the resulting structure

US Patent 10283621 · Granted May 7, 2019

Estimated economic value: $22,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Global-shutter pixel2025
Pixel with vertical transfer structure for dark current improvement, an image se2025
Central deep trench isolation shift2025
High dynamic range, backside-illuminated, low crosstalk image sensor with walls 2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Distributed synchronous training architecture using stale weights2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025